An investigation is presented into the low frequency noise in GaAs heterodimensional junction field effect transistors (HD JFETs) at room and elevated temperatures. The Hooge parameter at zero gate bias was calculated to be 2 × 10 -3 for the devices. The temperature dependence of the noise was used to determine the trap level with an activation energy of 0.7eV.
Recently, a new generation of semiconductor devices has emerged. These devices utilise interfaces between semiconductor regions of different dimensions and are called heterodimensional devices [1, 2] . One such device is the heterodimensional junction field effect transistor (HD JFET) that utilises a p + / n junction between a three dimensional p + region and two dimensional electron gas of GaAs. Studies revealed that the HD JFET has excellent characteristics at room and elevated temperatures [3, 4] . Although these features make the devices very promising for future applications at ultra-high frequencies and in low power electronics, the noise characteristics have not yet been investigated. In this Letter, we present the results of low frequency noise studies for HD JFETs. The noise measurements were performed for an HD JFET having a nominal gate length of 2 µ m and an effective gate width of 1.2 µ m. The fabrication process of the device is described in detail in [5] . The sheet density of carriers in the channel N S was 10 12 cm -2 and the extracted value of the mobility was 4000cm 2 /Vs. The extracted threshold voltage and the saturation voltage for 0.4V gate bias were -0.23 and 0.5V, respectively. The drain leakage current is of the order of 10 -9 A and the on/off drain current ratio is ~10 4 . Fig. 1 shows the relative spectral density of current fluctuations S I / I 2 at a drain bias V DS of 0.2V and at different gate voltages. The bulges in the noise plot at frequencies of 80Hz and 20kHz indicate that generation recombination (G-R) noise forms a considerable proportion of the total noise. In this case the spectral noise density (SND) of the current can be expressed as
The first term in the right hand side of eqn. 1 represents the 1/ f noise where f is the frequency and B is a constant. The second term is the sum of n Lorentzian functions, corresponding to the G-R noise of n distinct trap levels. At a given temperature, each trap level is characterised by the specific time constant τ j . The 1/ f noise level in different materials is usually characterised by the dimensionless Hooge parameter α , which can be obtained as follows [6] :
where N is the total number of conduction electrons in the sample, f is the frequency and I is the current. The values of α extracted from the noise spectra for the HD JFET are of the order of 2 × 10 -3 . This value is two orders of magnitude larger than that for a 2D MESFET [7] and is comparable to the values for some AlGaAs/InGaAs HEMTs [8] and AlGaN/GaN HFETs [9, 10] . The reason for the relatively high noise level in the HD JFET can be explained by the high gate leakage current (up to 0.1 µ A) [3 -5] . Since this leakage can be drastically reduced by modifying the device design, we expect that the noise level can be greatly reduced. Fig. 1 also shows that the noise level decreases with increasing gate bias. The reason for that is the increase in the number of electrons in the channel at higher gate biases, as eqn. 2 predicts.
The temperature dependence of the noise in the HD JFET was measured under bias conditions of V DS = 0.1V and V g = 0V in the temperature range 20-175 ° C.
The temperature dependence of the noise in various semiconductor devices and materials has been studied in detail theoretically and experimentally to determine trap level parameters such as the capture cross- 
(xi) 10000Hz (vi) 320Hz T max indicates temperature at which noise level is maximum for specific frequency [11] . Noise data for different temperatures are usually presented in two forms: (i) spectral noise density S against frequency f at a series of temperatures, (ii) S against temperature T at a series of frequencies f . The measured noise characteristics of the device (SND against T ) are presented in Fig. 2 . The Figure clearly shows the shift in the maxima of the SND with frequency. The value and positions of the maxima on the temperature axis are shown in Fig. 3 . The theory reviewed in [11] states that if the slope of S I / I 2 against log( f ) is close to unity, then the E 1 >> E 0 condition is satisfied. In this case it is impossible to determine E 0 , only E 1 and σ 0 values can be calculated. The value of E 1 was calculated from the slope of the 1/ kT max against ln( f ) curve as 0.7eV. The capture cross-section coefficient σ 0 of a level is given by [12] :
where n 0 Ӎ 10 17 is the equilibrium carrier concentration and v t is the thermal velocity. Using eqn. 3, σ 0 was calculated to be ~2.4 × 10 -13 cm -2 . In summary, the noise characterisation of an HD JFET has been performed at room temperature and elevated temperatures under different bias conditions. The noise level increased with decreasing gate bias. The temperature dependence of noise was used to determine a trap level with strong temperature dependence of capture cross-section σ = 2.4 × 10
